SPECIF			<u>SPEC. No</u> DATE :		
Customer					
CUSTOMER'S PRODU	CT NAME	MULTILAY C1005, C1	DUCT NAME ER CERAMIC CH 508, C2012, C3210 5/ 100V to 630V X7S, X7T Charact	6, C3225, C45	
Please sign and return th		o your local TI	K representative	es. If orders	
without this returned doc	cumentation, we m	iust consider		ecification acc	ceptable.
	CATION IS	RECEIVE	- D		
THIS SPECIFI	CATION IS	RECEIVE	ED		
	CATION IS	RECEIVE	ED		
	CATION IS	RECEIVE	ED		
	CATION IS			MONTH	DA
	CATION IS	RECEIVE	ED	MONTH	DA
THIS SPECIFI				MONTH	DA
	on			MONTH	DA`
THIS SPECIFI TDK-EPC Corporatio 1-13-1,Nihonbashi,Chuo	on			MONTH	<u>DA</u>
THIS SPECIFI TDK-EPC Corporation 1-13-1,Nihonbashi,Chur 103-0027,Japan	on	DATE:			DA
TDK-EPC Corporation 1-13-1,Nihonbashi,Chur 103-0027,Japan ENGINEERING	on o-ku, Tokyo	DATE:	YEAR		DA
THIS SPECIFI TDK-EPC Corporation 1-13-1,Nihonbashi,Chur 103-0027,Japan ENGINEERING ISSUED	on o-ku, Tokyo CHECKEI	DATE:	YEAR APPRO		DA
TDK-EPC Corporation 1-13-1,Nihonbashi,Chur 103-0027,Japan ENGINEERING ISSUED DATE	on o-ku, Tokyo CHECKEI	DATE:	YEAR APPRO		DA`
THIS SPECIFI TDK-EPC Corporation 1-13-1,Nihonbashi,Chur 103-0027,Japan ENGINEERING ISSUED	on o-ku, Tokyo CHECKEI	DATE:	YEAR APPRO		DA`


### 1. SCOPE


This specification is applicable to chip type multilayer ceramic capacitors with a priority over other relevant specifications. Production places defined in this specification shall be TDK-EPC Corporation Japan, TDK (Suzhou) Co., Ltd, TDK-EPC HONG KONG LIMITED, TDK (Malaysia) Sdn. Bhd, and TDK Components U.S.A. Inc.

#### EXPLANATORY NOTE:

This specification warrants the quality of the TDK ceramic chip capacitors. The product should be evaluated and confirmed in your product before use. If the use of the product exceeds the bounds of this specification, we can not guarantee its quality and reliability.

### 2. CODE CONSTRUCTION





Please refer to product list for the dimension of each product. See Section 9 for inside structure and material.

- (2) Temperature Characteristics (Details are shown in Section 8, No.7 and No.8)
- (3) Rated Voltage

	1
Symbol	Rated Voltage
2 J	DC 630 V
2 W	DC 450 V
2 E	DC 250 V
2 A	DC 100 V

#### (4) Rated Capacitance

Stated in three digits and in units of pico farads (pF). The first and second digits identify the first and second significant figures of the capacitance: the third digit identifies the multiplier. R is designated for a decimal point.

Example 472  $\rightarrow$  4,700pF



(5) Capacitance tolerance

Symbol	Tolerance
J	± 5%
K	± 10 %
М	± 20 %

(6)	Packaging
$(\mathbf{v})$	i uukuying

•	Symbol	Packaging
	В	Bulk
	Т	Taping



### 3. RATED CAPACITANCE AND CAPACITANCE TOLERANCE

1. Standard combination of rated capacitance and tolerances

Class	Temperature Characteristics	Capacitan	ce tolerance	Rated capacitance
1	C0G	10,000pF and under	J (± 5 %)	E – 12 series
		Over 10,000pF	K (± 10 %)	E – 6 series
2	X7R X7S X7T	K (± 10 %) M (± 20 %)		E – 6 series

#### 2. Capacitance Step in E series

E series		Capacitance Step										
E- 6	1.	0	1.	5	2.	.2	3.	3	4.	7	6.	.8
E-12	1.0	1.2	1.5	1.8	2.2	2.7	3.3	3.9	4.7	5.6	6.8	8.2

### 4. OPERATING TEMPERATURE RANGE

T.C.	Min. operating	Max. operating	Reference		
	Temperature	Temperature	Temperature		
C0G, X7R, X7S, X7T	-55°C	125°C	25°C		

### **5. STORING CONDITION AND TERM**

5 to 40°C at 20 to 70%RH 6 months Max.

#### 6. P.C. BOARD

When mounting on an aluminum substrate, large case sizes such as C3225, C4532 and C5750 types are more likely to be affected by heat stress from the substrate. Please inquire separate specification for the large case sizes when mounted on the substrate.

### 7. INDUSTRIAL WASTE DISPOSAL

Dispose this product as industrial waste in accordance with the local Industrial Waste Laws.



### 8. PERFORMANCE

No.	Item	Perforr	Test or inspection method					
1	External Appearance	No defects which r performance.	Inspect with magnifying glass (3×).					
2	Insulation Resistance	10,000MΩ or 500N whichever smaller.	•	Apply rated voltage for 60s. As for the rated voltage 630V DC, appl 500V DC.				
3	Voltage Proof	Withstand test voltage breakdown or other of		Class	Rated volta	ge Apply	voltage	
					100V	3 × rate	ed voltage	
			Class 1	Over 100		ted voltage		
				01000 0	100V		ted voltage	
				Class 2	Over 100		ted voltage	
				1 to 5s.	C voltage sh discharge c 0mA.			
4	Capacitance	Within the specified capacitance.		Class	Rated Capacitanc	Measuring frequency	Measuring voltage	
				Class 1	1000pF and under	1MHz±10%	0.5-5Vms.	
					Over 1000pF	1kHz±10%	0.5-5 VIIIB.	
				Class 2	10uF and under	1kHz±10%	1.0±0.2Vrms.	
					Over 10uF	120Hz±20%	0.5±0.2Vrms.	
5	Q (Class 1)	1,000 min.		See No.4 in this table for measuring condition.				
6	Dissipation Factor (Class 2)	T.C. X7R X7R X7R X7T	D.F. 0.03 max. 0.05 max. 0.025 max.	See No.4 condition.	in this table	o for measu	iring	



(8. Performance, continued)

No.	Item	Performance	Test or inspection method		
7	Temperature Characteristics of Capacitance (Class 1)	T.C.Temperature Coefficient (ppm/°C)C0G0 ± 30	Temperature coefficient shall be calculated based on values at 25°C and 85°C temperature. Measuring temperature below 20°C shall be -10°C and -25°C.		
		Capacitance drift within ± 0.2%			
8	Temperature Characteristics of Capacitance (Class 2)	Capacitance Change (%) No voltage applied X7R: ±15% X7S: ±22% X7T: +22%, -33%	Capacitance shall be measured by the steps shown in the following table after thermal equilibrium is obtained for each step. $\Delta C$ be calculated ref. STEP3 reading $\underline{\Delta C}$ be calculated ref. STEP3 reading $\underline{Step}$ Temperature(°C)1Reference temp. $\pm 2$		
			2Min. operating temp. ± 23Reference temp. ± 24Max. operating temp. ± 2		
9	Robustness of Terminations	No sign of termination coming off, breakage of ceramic, or other abnormal signs.	Reflow solder the capacitors on P.C. board (shown in Appendix 1a or Appendix 1b) and apply a pushing force of 2N (C1005) or 5N (C1608, C2012, C3216, C3225, C4532, C5750) with 10±1s.		
10	Bending	No mechanical damage.	Reflow solder the capacitors on P.C. board (shown in Appendix 2a or Appendix 2b) and bend 1mm. 50 + F R230 45 + 45 (Unit: mm)		



### (8. Performance, continued)

No.	lte	em		Perfo	ormance	Test or inspection method		
11	Solderability		terminatio	on.	over over 75% of pin holes or rough	Completely soak both terminations in solder at 235±5°C for 2±0.5s.		
			spots but spot.	not co	oncentrated in one	Solder : H63A (JIS Z 3282)		
			Ceramic	surface	e of A sections	Flux : Isopropyl alcohol (JIS K 8839)		
					osed due to	Rosin(JIS K 5902) 25% solid		
			-	or shift	ing of termination	solution.		
			material.		A section			
12	Resistance	External	No oracki	o oro o	Illowed and	Completely soak both terminations in		
12	to solder	appearance				solder at 260±5°C for 5±1s.		
	heat	appearance	terminations shall be covered at least 60% with new solder.					
		Capacitance				Preheating condition		
			Change from the			Temp. : 150±10°C		
			Characte	eristics	value before test	Time : 1 to 2min.		
			Class1	C0G	± 2.5%			
			Class2	X7R X7S	± 7.5 %	Flux : Isopropyl alcohol (JIS K 8839) Rosin (JIS K 5902) 25% solid solution.		
				X7T				
						Solder : H63A (JIS Z 3282)		
		Q (Class 1)	1,000 mir	ז.		Leave the capacitor in ambient conditions		
		D.F.	Meet the	initial	spec.	for 6 to 24h (Class 1) or $24\pm 2h$ (Class 2)		
		(Class 2)				before measurement.		
	Insulation Resistance		Meet the initial spec.					
		Voltage proof	No insula other dar		eakdown or			



(Performance, continued)

Vibration	External appearance	No mecha	anical d	amage	Reflow	coldor the conse			
		No mechanical damage.				Reflow solder the capacitor on a P.C. board (shown in Appendix 1a or			
	Capacitance				Appendix 1b) before testing.				
		Characte	eristics	Change from the value before test	Vibrate	e the capacitor with a	Implitude		
		Class 1	C0G	± 2.5 %		m P-P changing the	-		
		Class 2	X7R X7S X7T	±7.5%	from 10Hz to 55Hz and back to 10H about 1min. Repeat this for 2h each in 3 perpendicular directions.				
	Q (Class 1)	1,000 min	1,000 min.			-			
	D.F. (Class 2)	Meet the initial spec.							
Temperature cycle	cycle appearance		anical d	amage.	board	Reflow solder the capacitors on a P.C. board (shown in Appendix 1a or			
	Capacitance	Characteristics Change from the value before test			Expose the capacitor in the condition				
		Class 1	C0G	± 2.5 %		•	d repeat 5		
		Class 2	X7R X7S X7T	± 7.5 %	Leave the capacitor in ambient conditions for 6 to 24h (Class 1) or				
					24±2h	(Class 2) before me	asurement.		
	Q (Class 1)	1,000 min	Ι.		Step	Temperature(°C)	Time (min.)		
	D.F. (Class 2)	Meet the	initial s	pec.	1	Min. operating temp. ±3	30 ± 3		
	Insulation Resistance	Meet the	initial s	pec.	2	Reference Temp.	2 - 5		
	Voltage	No insulation breakdown or			3	Max. operating temp. ±2	30 ± 2		
	μιοοι		iage.		4	Reference Temp.	2 - 5		
	-	Q (Class 1) D.F. (Class 2) Temperature cycle External appearance Capacitance Q (Class 1) D.F. (Class 1) D.F. (Class 2) Insulation Resistance	Q       1,000 min         Q       1,000 min         (Class 1)       D.F.         D.F.       Meet the         (Class 2)       No mecha         Temperature       External         cycle       Capacitance         Capacitance	Q       1,000 min.         Q.       1,000 min.         D.F.       Meet the initial signature (Class 2)         Temperature cycle       External appearance         Capacitance       Characteristics         Class 1       COG         Class 2       X7R         Class 1       COG         Q       1,000 min.         Class 1       COG         Q       Class 1         COG       X7R         Value       1,000 min.         (Class 1)       Class 2         Q       1,000 min.         (Class 1)       D.F.         D.F.       Meet the initial signature (Class 2)         Insulation       Meet the initial signature (Class 2)         Insulation       Meet the initial signature (Class 2)         Voltage       No insulation bree	Q       1,000 min.         Q.       1,000 min.         D.F.       Meet the initial spec.         (Class 2)       No mechanical damage.         appearance	Q       1,000 min.       Repeate perpendence         Q       1,000 min.       Reflow         D.F.       Meet the initial spec.       Reflow         (Class 2)       No mechanical damage.       Reflow         Temperature cycle       External       No mechanical damage.       Reflow         Capacitance       Characteristics       Change from the value before test       Expos         Class 1       COG       ± 2.5 %       times of the value before test       Expos         Class 2       X7R       ± 7.5 %       Leave condition       24±2h         Q       1,000 min.       Step       1       1         D.F.       Meet the initial spec.       1       1         Q       1,000 min.       Step       1       1         Voltage       No insulation breakdown or other damage.       3       3	Q       1,000 min.       Reflow solder the capacitons.         Q       1,000 min.       Reflow solder the capaciton board (shown in Appendix Appendix 1b) before testing.         Temperature cycle       External appearance       No mechanical damage.       Reflow solder the capaciton board (shown in Appendix Appendix 1b) before testing.         Capacitance       Characteristics       Change from the value before test       Expose the capacitor in the step1 through step 4, and r times consecutively.         Q       1,000 min.       Class 1       COG       ± 2.5 %         X7R       X7R       ± 7.5 %       Leave the capacitor in amb conditions for 6 to 24h (Clas 24±2h (Class 2) before me         Q       1,000 min.       Step       Temperature(°C)         D.F.       Meet the initial spec.       1       Min. operating temp. ±3         Q       1,000 min.       2       Reference Temp.         Q       1,000 min.       2       Reference Temp. ±2		



### (8. Performance, continued)

No.		em	Performance		mance	Test or inspection method
15	Moisture Resistance (Steady	External appearance	No mechanical damage.			Reflow solder the capacitor on P.C. board (shown in Appendix 1a or
	State)	Capacitance				Appendix 1b) before testing.
			Characte	ristics	Change from the value before test	Leave at temperature 40±2°C, 90 to 95%RH for 500 +24,0h.
			Class 1	C0G	±5%	
			Class 2	X7R X7S X7T	± 12.5 %	Leave the capacitor in ambient condition for 6 to 24h (Class1) or 24±2h (Class 2) before measurement.
		Q (Class 1)	350 min.			
		D.F. (Class 2)	Characteris X7R/X7S 20	/X7T :	initial spec. max.	
		Insulation Resistance	1,000MΩ or whichever		-	
6	Moisture Resistance	External appearance	No mechanical damage.			Reflow solder the capacitors on P.C. board (shown in Appendix 1a or
		Capacitance				Appendix 1b) before testing.
			Charact	eristics	Change from the value before test	Apply the rated voltage at temperature
			Class 1	C0G X7R	± 7.5 %	40±2°C and 90 to 95%RH for 500 +24,0h.
			Class 2	X7S X7T	± 12.5 %	Charge/discharge current shall not exceed 50mA.
		Q (Class 1)	200 min.			Leave the capacitor in ambient
		D.F. (Class 2)	Characteri X7R/X7S	/X7T :	initial spec. max.	conditions for 6 to 24h (Class 1) or 24±2h (Class 2) before measurement
	Insulation Resistance		200% of initial spec. max. 500MΩ or 25MΩ·µF min. whichever smaller.			<ul> <li>Voltage conditioning (only for class</li> <li>2)Voltage treat the capacitors under testing temperature and voltage for 7 hour.</li> <li>Leave the capacitors in ambient condition for 24±2h before measurement.</li> <li>Use this measurement for initial value</li> </ul>




### (8. Performance, continued)

No.	Item		Performance		mance	Test or inspection method
17	Life	External appearance	No mechanical damage.		amage.	Reflow solder the capacitor on P.C. board (shown in Appendix 1a or
		Capacitance	Characte	eristics	Change from the value before test	Appendix 1b) before testing. Below the voltage shall be applied at
			Class 1	C0G	±3%	125±2°C for 1,000 +48, 0h.
			Class 2	X7R X7S X7T	± 15 %	Applied voltage is 1xRV. Some items may be tested at higher voltage (1.2x,
		Q (Class 1)	350 min.			1.5x or 2xRV).
		D.F. (Class 2)	Characteristics X7R/X7S/X7T : 200% of initial spec. max.			Charge/discharge current shall not exceed 50mA.
		Insulation Resistance	1,000MΩ c whichever		•	Leave the capacitors in ambient condition for 6 to 24h (Class 1) or 24±2h (Class 2) before measurement.
						Voltage conditioning (only for class 2) Voltage treat the capacitor under testing temperature and voltage for 1 hour. Leave the capacitor in ambient conditions for 24±2h before measurement.
						Use this measurement for initial value.

\*As for the initial measurement of capacitors (Class 2) on number 8, 12, 13, 14 and 15, leave capacitor at 150 –10, 0°C for 1 hour and measure the value after leaving capacitor for 24±2h in ambient condition.






			Dime	ensions (r	nm)
Material : Glass Epoxy ( As per JIS C6484 GE	4)	TDK (EIA style)	а	b	С
		C1005 (CC0402)	0.4	1.5	0.5
		C1608 (CC0603)	1.0	3.0	1.2
P.C. Board thickness : Appendix-2a	0.8mm	C2012 (CC0805)	1.2	4.0	1.65
Appendix-1a, 1b, 2b	1.6mm	C3216 (CC1206)	2.2	5.0	2.0
		C3225 (CC1210)	2.2	5.0	2.9
Copper ( thickness 0.035mm )		C4532 (CC1812)	3.5	7.0	3.7
Solder resist		C5750 (CC2220)	4.5	8.0	5.6



# 9. INSIDE STRUCTURE AND MATERIAL



No.	NAME	MATERIAL			
NO.	NAME	Class 1	Class 2		
1	Dielectric	CaZrO <sub>3</sub>	BaTiO₃		
2	Electrode	Nickel (Ni)			
3		Copper (Cu)			
4	Termination	Nickel (Ni)			
5		Tin (Sn)			

# **10. RECOMMENDATION**

As for C3225, C4532 and C5750 types, it is recommended to provide a slit (about 1mm wide) in the board under the components to improve washing flux. Please make sure to completely remove all cleaning solvents.

# **11. SOLDERING CONDITION**

For C1608 (CC0603) ~ C3216 (CC1206) case size, TDK recommends reflow or wave soldering. Smaller case sizes, C0603 (CC0201) ~ C1005 (CC0402), and larger case sizes, C3225 (CC1210) ~ C5750 (CC2220), should use reflow solder only. See "Caution" Section No.5 for details.



# 12. Caution

No.	Process	Condition
1	Operating Condition (Storage,	<ul> <li>1.1 Storage</li> <li>1. The capacitor must be stored in an ambient temperature of 5 to 40°C with a relative humidity of 20 to 70%RH. The products should be used within 6 months upon receipt.</li> </ul>
	Transportation)	2. The capacitor must be operated and stored in an environment free of condensation and corrosive gases such as hydrogen sulphide, hydrogen sulphate, chlorine, ammonia and sulfur.
		3. Avoid storing in sun light and falling of dew.
		4. Do not use capacitors under high humidity and high and low atmospheric pressure which may affect capacitors reliability.
		<ol> <li>Capacitors should be tested for the solderability when they are stored for long time.</li> <li>Handling in transportation</li> </ol>
		In case of the transportation, the performance of the capacitor may be deteriorated depending on the transportation condition. (Refer to JEITA RCR-2335B 9.2 "Handling in Transportation")
2	Circuit design	<ul><li>2.1 Operating temperature Operating temperature should be followed strictly within this specification.</li><li>1. Do not use capacitors above the maximum allowable operating temperature.</li></ul>
		<ol> <li>Surface temperature including self heating should be below maximum operating temperature. (Due to dielectric loss, capacitors will heat itself when AC is applied. Especially at</li> </ol>
		high frequencies around its SRF, the heat might be so extreme that it may damage itself or the product its mounted on. Please design the circuit so that the maximum temperature of the capacitors (including the self heating) will be below the maximum allowable operating temperature. Temperature rise at capacitor surface shall be below 20°C)
		<ol> <li>The electrical characteristics of the capacitors will vary depending on the temperature. The capacitors should be selected and designed in taking the temperature into consideration.</li> <li>2.2 Operating voltage</li> </ol>
		<ol> <li>Operating voltage across the terminals should be below the rated voltage. When AC and DC are super imposed, V0-P must be below the rated voltage. Reference figures 1 and 2 below. AC or pulse with overshooting, VP-P must be below the rated voltage. Reference: figures 3, 4, and 5 below. When the voltage is started/stopped to the circuit An irregular voltage may be generated for a transit period because of resonance or switching. Be sure to use</li> </ol>
		the capacitor within rated voltage containing these Irregular voltage periods.
		Voltage       (1) DC voltage       (2) DC+AC voltage       (3) AC voltage         Positional       V <sub>0-P</sub> V <sub>0-P</sub> V <sub>0-P</sub> V <sub>0-P</sub> (Rated voltage)       0       V <sub>0-P</sub> 0       V <sub>0-P</sub> V <sub>0-P</sub>
		Voltage (4) Pulse voltage (A) (5) Pulse voltage (B)
		$\begin{array}{c c} \hline \\ \hline \\ \hline \\ \hline \\ \\ \hline \\ \\ \\ \hline \\ \\ \\ \\ \\ $



(12.)	Caution, continued)	1							
No.	Process	Condition							
2	Circuit design	<ul> <li>2.2 Operating Voltage (continued)</li> <li>2. Even below the rated voltage, if repetitive high frequency AC or pulse is applied, the reliability of the capacitors may be reduced.</li> <li>2. The effective consectance will your depending on applied DC and AC voltages.</li> </ul>							
		<ol> <li>The effective capacitance will vary depending on applied DC and AC voltages. The capacitors should be selected and designed in taking the voltages into consideration.</li> </ol>							
			2 capacitors are ate and generate			ges, the capacitors fect)			
3	Designing P.C. Board	the stress on th esigning a P.C.b ve proper amou	e reliability of the e chip capacitor, and poard, determine the unt of solder on the						
			or each termination		terminations and	l provide individual			
		3. Size and reco	ommended land	dimensions pro	vided below:				
			(	Chip capacitors /	Solder land				
			c			- Solder resist			
		Flow solder	ing B	Δ		(mm)			
		Туре	C1608	C2012	C321				
		Symbol A	[CC0603] 0.7 - 1.0	[CC0805 1.0 - 1.3		<u> </u>			
		B	0.8 - 1.0	1.0 - 1.2					
		С	0.6 - 0.8	0.8 - 1.1	1.0 - 1	.3			
		Reflow sold	lering			(mm)			
		Type Symbol	C1005 [CC0402]	C1608 [C0603]	C2012 [CC0805]	C3216 [CC1206]			
		A	0.3 - 0.5	0.6 - 0.8	0.9 - 1.2	2.0 - 2.4			
		В	0.35 - 0.45	0.6 - 0.8	0.7 - 0.9	1.0 - 1.2			
		C	0.4 - 0.6	0.6 - 0.8	0.9 - 1.2	1.1 - 1.6			
		Type Symbol	C3225 [CC1210]	C4532 [CC1812]	C5750 [CC2220]				
		A	2.0 - 2.4	3.1 - 3.7	4.1 - 4.8				
		В	1.0 - 1.2	1.2 - 1.4	1.2 - 1.4	-			
		C	1.9 - 2.5	2.4 - 3.2	4.0 - 5.0	J			




(12. Caution, continued)

	Process			Condition	
3	Designing P.C. Board	4.	Recommended	chip capacitor layout is provided	below:
				Disadvantage against bending stress	Advantage against bending stress
			Mounting face		Perforation or slit
				Break P.C. board with mounted side up.	Break P.C. board with mounted side down.
				Mount perpendicularly to perforation or slit	Mount in parallel with perforation or slit
			Chip arrangement (Direction)	Perforation or slit	Perforation or slit
				Closer to slit is higher stress	Away from slit is less stress
			Distance from slit		
				(ℓ <sub>1</sub> < ℓ <sub>2</sub> )	(ℓ <sub>1</sub> < ℓ <sub>2</sub> )



(12. Caution, continued)





(12. 0	Caution, continued)	1						
No.	Process			Condition				
4	Mounting	<ol> <li>capacitor and res</li> <li>Adjust the botto surface but not</li> <li>Adjust the moundary</li> <li>To minimize the</li> </ol>	ting head is adjusted too low, it may induce excessive stress on the chip ad result in cracking. Please take following precautions. bottom dead center of the mounting head to reach on the P.C. board at not contact it. mounting head pressure to be 1 to 3N of static weight. ze the impact energy from mounting head, it is important to provide on the bottom side of the P.C.board.					
			Not	recommended	Recommended			
		Single sided mounting		Crack	Support pin			
		Double-sided mounting	Solder	Crack	Support pin			
		When the centering jaw is worn , it may give mechanical impact on the capacitor may occur and damage the product. Please control the closing dimension of the centering jaw and provide sufficient preventive maintenance and/or replacement if necessary.						
		4.2 Amount of adhesive						
					¥			
			Euro 1	- <del>&gt;   &lt;</del> <del>&gt;   &lt;</del>				
			Example : (	C2012 (CC0805), C32				
			а	0.2mm m				
			b c	70 - 100µ Do not touch the s				



Soldering							
	5.1 Flux selection Although highly-activated flux gives better solderability, substances which increase activity may also degrade the insulation of the chip capacitor. To avoid such degradation, the following is recommended.						
	<ol> <li>Use a mildly activated rosin flux (less than 0.1wt% chlorine).</li> <li>Excessive flux must be avoided. Please provide proper amount of flux.</li> </ol>						
	2. When water-soluble f 3.	ilux is used, suffi	cient washing	is necessary.			
			arious method				
		-			ering		
	Preheating	Natural cooling	→	Preheating >	Kolling Natural coolii		
	Peak		Peak				
	Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q	Over 60 sec.	Temp (°,C) dual	er 60 sec.	Temp time		
	(Solder iron) <u>APPLICATION</u>						
	300 Ω ΔT Preheating	· · · · · · · · · · · · · · · · · · ·	and C solde As fo C453	C3216 (CC1206), ap ring and reflow solde r C1005 (CC0402), ( 2 (CC1812), C5750	plied to wave ering. C3225 (CC1210),		
	0 3sec. (As short as possible)						
	5.3. Recommended sold	<b>.</b> .		Reflow soldering			
	Solder	Peak temp(°C)	Duration(sec.)	Peak temp(°C)	Duration(sec.)		
	Sn-Pb Solder	250 max.	3 max.	230 max.	20 max.		
	Lead Free Solder	260 max.	5 max.	260 max.	10 max.		
	Recommended solde Sn-37Pb (Sn-Pb sol	er compositions			1		
		3. 5.2 Recommended solder Wave sold Preheating () () () () () () () () () ()	<ul> <li>3.</li> <li>5.2 Recommended soldering profile by values soldering</li> <li>Preheating</li> <li>Preheating</li> <li>Over 60 sec.</li> <li>Peak Temp time</li> <li>Manual soldering</li> <li>(Solder iron)</li> <li>(Solder i</li></ul>	3. 5.2 Recommended soldering profile by various method Wave soldering Preheating () () () () () () () () () ()	<ul> <li>3.</li> <li>5.2 Recommended soldering profile by various methods</li> <li>Wave soldering</li> <li>Reflow solder</li> <li>Preheating</li> <li>Our 60 sec.</li> <li>Peak Temp time</li> <li>Manual soldering</li> <li>Our 60 sec.</li> <li>Peak Temp time</li> <li>Application</li> <li>Application</li></ul>		



No.	Process	Condition						
5	Soldering	5.4 Avoi	ding thermal shock					
	(continued)	1. Pre	heating condition					
			Soldering		Туре	Temp. (°C)		
			Wave soldering	C1608(CC0603), C3216(CC1206)	C2012(CC0805),	∆T ≤ 150		
			Reflow soldering	C1005(CC0402), C2012(CC0805),	C3216(CC1206)	∆T ≤ 150		
				C3225(CC1210), C5750(CC2220)	. ,	∆T ≤ 130		
			Manual soldering	C1005(CC0402), C2012(CC0805),	C3216(CC1206)	∆T ≤ 150		
				C3225(CC1210), C5750(CC2220)	C4532(CC1812),	∆T ≤ 130		
		Nat	oling condition ural cooling using a aning, the temperat		-	e dipped into a solvent fo an 100°C.		
				•		the chip capacitor during		
		 Ex	detach the capacito	-	ard. Hiq the	gher tensile force on e chip capacitor may use cracking		
		Ex sol	detach the capacito	-	ard. High the ca Maximu	gher tensile force on e chip capacitor may		
		Ex sol	detach the capacito	-	Ard. High the ca Maximu Minimur Minimur Sn ca no ca	gher tensile force on e chip capacitor may use cracking <u>m amount</u>		
		Ex sol Ad 5.6 Sold 1. Sele Tip lan he ter acc ca	detach the capacito	r from the P.C. box	its type, P.C. boa povide the quicker ip capacitor. Plu the peak temper of condition. (Plea yoid the thermal s	gher tensile force on e chip capacitor may use cracking <u>m amount</u> <u>m amount</u> nall solder fillet may use contact failure or t hold the chip pacitor to the P.C. ard. ard material and solder operation, however, ease confirm the tip rature and time in ase preheat the chip shock.)		
		Ex sol Ad 5.6 Sold 1. Sele Tip lan he ter acc ca	detach the capacito	r from the P.C. box	its type, P.C. boa ovide the quicker ip capacitor. Plue the peak temper of condition. (Plea yoid the thermal s	e chip capacitor may use cracking <u>m amount</u> <u>m amount</u> nall solder fillet may use contact failure or t hold the chip pacitor to the P.C. ard. ard material and solder operation, however, ease confirm the tip rature and time in ase preheat the chip shock.)		
		Ex sol Ad 5.6 Sold 1. Sele Tip lan he ter acc ca	detach the capacito	r from the P.C. box	its type, P.C. boa povide the quicker ip capacitor. Plu the peak temper of condition. (Plea yoid the thermal s	gher tensile force on e chip capacitor may use cracking <u>m amount</u> <u>m amount</u> nall solder fillet may use contact failure or t hold the chip pacitor to the P.C. ard. ard material and solder operation, however, ease confirm the tip rature and time in ase preheat the chip shock.)		



No.	Process	Condition
5	Soldering (continued)	<ol> <li>Direct contact of the soldering iron with ceramic dielectric of the chip capacitor may causing crack. Do not touch the ceramic dielectric and the terminations by solder iron.</li> <li>7 Sn-Zn solder Sn-Zn solder affects product reliability. Please contact TDK in advance when utilize Sn-Zn solder.</li> <li>8 Countermeasure for tombstone The misalignment between the mounted positions of the capacitors and the land patterns should be minimized. The tombstone phenomenon may occur especially the capacitors are mounted (in longitudinal direction) in the same direction of the reflow soldering. (Refer to JEITA RCR-2335B Annex 1 "Recommendations to prevent the tombstone phenomenon".)</li> </ol>
6	Cleaning	<ol> <li>If an unsuitable cleaning fluid is used, flux residue or some foreign articles may stick to this chip capacitor surface and deteriorate insulation resistance.</li> <li>If cleaning condition is not suitable, it determined the chip capacitor's insulation resistance.</li> <li>Insufficient washing         <ol> <li>Terminal electrodes may be corroded by Halogen in the flux.</li> <li>Halogen in the flux may adhere on the surface of capacitor, and lower the insulation resistance.</li> </ol> </li> <li>Water soluble flux has higher tendency to have above mentioned problems (1) and (2).</li> </ol>
		2.2 Excessive washing When ultrasonic cleaning is used, excessively high energy output can affect the connection between the ceramic chip capacitor's body and the terminal electrode. To avoid this, the following is recommended. Power: 20 W/ { max. Frequency: 40 kHz max. Washing time: 5 minutes max.
		<ul><li>2.3 If the cleaning fluid is contaminated, the Halogen concentration can increases and it may bring the same result as insufficient cleaning.</li></ul>



No.	Process		Condition						
7	Coating and molding of the P.C. Board	2. Please ca emission	P.C. board is coated, please verify refully verify that there is no harmfu during curing which may damage th rify the curing temperature.	I decomposing or reaction gas					
8	Handling after chip mounted	-							
		used for f P.C. boar	Bend Figure 1 and a second se	sure is excessive and bends the peel the termination. Please adjust					
		Item	Not recommended	Recommended					
		Board bending	Termination peeling Check pin	Support pin					



(12. Caution, continued)

<u> </u>	aution, continued)	
No.	Process	Condition
9	Handling of loose chip capacitors	<ol> <li>The chip capacitor may crack if dropped, especially large case sizes. Please handle with care and do not use if dropped.</li> </ol>
		Crack
		Floor
		2. When stacking the P.C. board for storage or handling after soldering, the corner
		of the P.C. board may hit the chip capacitor of neighboring board to cause a
		crack.
		Crack
10	Capacitance aging	Class 2 capacitors have aging characteristic, which is a decrease in capacitance over time due to crystalline changes that occur in ferroelectric ceramics. Careful consideration should be done in case of a time constant circuit.
11	Estimated life and estimated failure rate of capacitors	The estimated life and (failure rate) depend on the temperature and voltage applied. This can be calculated by the equation described in JEITA RCR-2335B Annex 6 "Calculation of the estimated lifetime and failure rate". The risk can be decreased by reducing the temperature and the voltage but it will not be guaranteed.
12	Others	The products listed on this specification sheet are intended for use in general electronic equipment (AV equipment, telecommunications equipment, home appliances, amusement equipment, computer equipment, personal equipment, office equipment, measurement equipment, industrial robots) under a normal operation and use condition. The products are not designed or warranted to meet the requirements of the applications listed below, whose performance and/or quality require a more stringent level of safety or reliability, or whose failure, malfunction or trouble could cause serious damage to society, person or property. Please understand that TDK is not responsible for any damage or liability caused by use of this product in any of the applications below or for any other use exceeding the range or conditions set forth in this specification equipment. Power-generation control equipment. Atomic energy-related equipment. Seabed equipment. Transportation control equipment. Public information-processing equipment. Military equipment. Electric heating apparatus, burning equipment. Disaster prevention/crime prevention equipment.
		When using this product in general-purpose applications, you are kindly requested to take into consideration securing protection circuit/equipment or providing backup circuits, etc., to ensure higher safety.



# 13. Packaging label

Packaging shall be done to protect the components from the damage during transportation and storing, and a label which has the following information shall be attached.

1) Inspection No.
 2) TDK P/N
 3) Customer's P/N
 4) Quantity

\*Composition of Inspection No.

Example  $\underline{M} \ \underline{0} \ \underline{A} - \underline{OO} - \underline{OOO}$ (a) (b) (c) (d) (e)

a) Line code

- b) Last digit of the year
- c) Month and A for January and B for February and so on. (Skip I)
- d) Inspection Date of the month.
- e) Serial No. of the day

# 14. Bulk packaging quantity

Total number of components in a plastic bag for bulk packaging: 1,000pcs. As for C1005 type, not available for bulk packaging.




# **15. TAPE PACKAGING SPECIFICATION**

### **1. CONSTRUCTION AND DIMENSION OF TAPING**

1-1. Dimensions of carrier tape

Dimensions of paper tape shall be according to Appendix 3, 4. Dimensions of plastic tape shall be according to Appendix 5, 6.


1-2. Bulk part and leader of taping



1-3. Dimensions of reel

Dimensions of Ø178 reel shall be according to Appendix 7, 8. Dimensions of Ø330 reel shall be according to Appendix 9, 10.

1-4. Structure of taping






### 2. CHIP QUANTITY

Туре	Thickness Taping		Chip quantity (pcs.)			
туре	of chip	of chip Material		φ330mm reel		
C1005	0.50 mm	Paper	10,000	50,000		
C1608	0.80 mm	Paper	4,000	10,000		
	0.60 mm	Paper	4,000	20,000		
C2012	0.85 mm	*Plastic	4,000	10,000		
	1.25 mm	Plastic	2,000	10,000		
	0.60 mm	Paper				
00040	0.85 mm	Paper *Plastic	4,000	10,000		
C3216	1.15 mm					
	1.30 mm	Plastic	2,000			
	1.60 mm			8,000		
	1.15 mm		2,000	10,000		
	1.25 mm		2,000	8,000		
	1.30 mm					
C3225	1.60 mm	Plastic				
	2.00 mm		1,000			
	2.30 mm			5,000		
	2.50 mm					
	1.60 mm		1,000			
	2.00 mm		1,000	3,000		
C4532	2.30 mm	Plastic		3,000		
04002	2.50 mm	Plastic	500			
	2.80 mm		500	2,000		
	3.20 mm			2,000		
	1.60 mm		1,000			
	2.00 mm			3 000		
C5750	2.30 mm	Plastic	500	3,000		
	2.50 mm		500			
	2.80 mm			2,000		




### **3. PERFORMANCE SPECIFICATIONS**

- 3.1 Peel back cover (top tape)
  - 0.05-0.7N. (See the following figure.)



- 3.2 Carrier tape shall be flexible enough to be wound around a minimum radius of 30mm with components in tape.
- 3.3 The missing of components shall be less than 0.1%
- 3.4 Components shall not stick to the cover tape.
- 3.5 The cover tapes shall not protrude beyond the edges of the carrier tape not shall cover the sprocket holes.






(Unit: mm)

Symbol Type	А	В	С	D	Е	F
C1005 (CC0402)	( 0.65 )	( 1.15 )	8.00 ± 0.30	3.50 ± 0.05	1.75 ± 0.10	2.00 ± 0.05
Symbol						
Туре	G	Н	J	Т		
C1005 (CC0402)	2.00 ± 0.05	4.00 ± 0.10	Ø 1.5 +0.10 0	0.60 ± 0.05		

\* The values in the parentheses ( ) are for reference

## **Appendix 4**




Symbol Type	А	В	С	D	Е	F
C1608 (CC0603)	(1.10)	(1.90)				
C2012 (CC0805)	(1.50)	(2.30)	8.00 ± 0.30	3.50 ± 0.05	1.75 ± 0.10	4.00 ± 0.10
C3216 (CC1206)	(1.90)	(3.50)				
Symbol Type	G	н	J	Т		
C1608 (CC0603)						
C2012 (CC0805)	2.00 ± 0.05	4.00 ± 0.10	Ø 1.5 +0.10 0	1.10 max.		
C3216 (CC1206)						

\* The values in the parentheses ( ) are for reference.



Plastic Tape




						(Unit: mm)
Symbol Type	А	В	С	D	E	F
C2012 (CC0805)	(1.50)	(2.30)				
C3216 (CC1206)	(1.90)	(3.50)	8.00 ± 0.30	3.50 ± 0.05	1.75 ± 0.10	4.00 ± 0.10
C3225 (CC1210)	(2.90)	(3.60)				
Symbol Type	G	Н	J	К	t	Q
C2012 (CC0805)				2.50 max.	0.30 may	
C3216 (CC1206)	2.00 ± 0.05	4.00 ± 0.10	Ø 1.5 +0.10 0	2.50 Max.	0.30 max.	Ø 0.50 min.
C3225 (CC1210)				3.20 max.	0.60 max.	

\* The values in the parentheses ( ) are for reference.



Plastic Tape



						(•••••)
Symbol Type	А	В	С	D	E	F
C4532 (CC1812)	(3.60)	(4.90)	12.0 ± 0.30	5.50 ± 0.05	1.75 ± 0.10	8.00 ± 0.10
C5750 (CC2220)	(5.40)	(6.10)	12.0 ± 0.50	5.50 ± 0.05	1.75 ± 0.10	0.00 ± 0.10
Symbol Type	G	н	J	К	t	Q
C4532 (CC1812)	2.00 ± 0.05	4.00 ± 0.10	Ø 1.5 +0.10	6.50 max.	0.60 max.	Ø 1.50 min.
C5750 (CC2220)	2.00 ± 0.05	4.00 ± 0.10	0	0.50 max.	0.00 max.	Ø 1.50 mm.

\* The values in the parentheses ( ) are for reference.




(Unit: mm)

C1005, C1608, C2012, C3216, C3225

		(Mate	E C D			Lunit: mm)
Symbol	A	В	С	D	E	W <sub>1</sub>
Dimension	Ø178 ± 2.0	Ø60 ± 2.0	Ø13 ± 0.5	Ø21 ± 0.8	2.0 ± 0.5	9.0 ± 0.3
Symbol	W <sub>2</sub>	r				
Dimension	13.0 ± 1.4	1.0				
			-			

### **Appendix 8**


C4532, C5750





29 of 31

C1005, C1608, C2012, C3216, C3225



# Appendix 10

C4532, C5750

(Material: Polystyrene)							
		r	E C			.∽ ∠ (Unit: mm)	
Symbol	А	В	С	D	Е	W	
Dimension	Ø382 max. (Nominal Ø330)	Ø50 min.	Ø13 ± 0.5	Ø21 ± 0.8	2.0 ± 0.5	14.0 ± 1.5	
Symbol	t	r					
Dimension	2.0 ± 0.5	1.0					

# END PAGE

